Yazar "Dundar, Gunhan" seçeneğine göre listele

Listeleniyor 1 - 6 / 6
  • Küçük Resim Yok
    Öğe
    A 2.55-mW on-chip passive balun-LNA in 180-nm CMOS
    (Springer, 2022) Aydogdu, Atakan; Tomar, Deniz; Batur, Okan Zafer; Dundar, Gunhan
    In this paper, an on-chip planar balun and a common-gate (CG) low-noise amplifier (LNA) employing a multiple feedback structure is presented. The planar interleaved balun is characterized through electromagnetic (EM) simulations using Advanced Design System (ADS) Momentum. A new lumped circuit model of the balun is created for use in transient simulations. CG-LNA employs g(m)-boosting and positive feedback structures to reduce the high noise figure (NF) of the traditional CG-LNA. The combined blocks achieve a minimum NF of 5.5 dB and an AC gain of 18.54 dB in post-layout simulations. The balun and LNA blocks are designed in a 180 nm CMOS technology using 1Poly6Metal (1P6M) layers. Simulation results are presented for post-layout and schematic cases. The total power consumption of the the circuit is 2.55 mW with 1.8 V nominal power supply. Furthermore, a time-domain UWB pulse simulation is done to confirm the operation of the blocks combined. These can be used to form the initial stages of an UWB receiver.
  • Küçük Resim Yok
    Öğe
    Design and Comparison of Low Power Pulse Combining IR-UWB Transmitters in 180nm CMOS
    (IEEE, 2019) Ramazanoglu, Semih; Dundar, Gunhan; Batur, Okan Zafer
    This paper presents design and comparison of low power pulse shaping methods for achieving low energy per pulse (EPP), Impulse Radio Ultra-Wideband (IR-UWB) transmitter. The proposed transmitters are composed of all digital single pulse generator, multiple delay lines, a pulse combination circuit, and pulse shaping stages with a pulse shaping capacitor and wire-bond inductor at the output. The generated mono pulse width and the consecutive mono pulse positions are determined by the delay lines. The proposed transmitter architectures are designed in 180 nm CMOS technology, and supply voltage is 1.8V. The simulation results show that the energy required to generate the Gaussian mono-cycle, triplet, and quintuplet pulses are 10.5 pJ, 22.15 pJ, and 36.5 pJ respectively at 200 MHz pulse repetition frequency (PRF) without band pass filter (BPF). The required energies utilizing a BPF to generate output signals are 17.5 pJ, 31.5 pJ, and 46 pJ respectively.
  • Küçük Resim Yok
    Öğe
    LNA-ESD-PCB Codesign for Robust Operation of IR-UWB Non-coherent Receiver
    (IEEE, 2017) Batur, Okan Zafer; Dundar, Gunhan; Koca, Mutlu
    In this paper, we present a radio frequency (RF) front-end design for increasing robustness of non-coherent energy detection based impulse radio (IR) ultra-wideband (UWB) receivers in impulsive noise environment. Robustness against impulsive noise is achieved by on chip LNA-bandpass filter (BPF) circuit, which also works as a clipper for high energy impulsive noise bursts. The electrostatic discharge (ESD), wirebond, pad capacitance, and the chip package model are co-designed with wideband cascode LNA structure. These unwanted capacitive and inductive elements are designed as a part of input BPF. The LNA output stage includes an inductor that is coupling with the input capacitance of the VGA block results in additional filtering. In the post-layout simulations, 45 dB impulsive noise compression has been achieved. It has been shown that the RF front-end and LNA output stage reduces the impulsive noise and increases the noise performance of the IR-UWB receiver, hence becoming robust against the impulsive noise.
  • Küçük Resim Yok
    Öğe
    MATLAB & VHDL-AMS Co-Simulation Environment for IR-UWB Transceiver Design
    (IEEE, 2016) Batur, Okan Zafer; Dundar, Gunhan; Koca, Mutlu
    This paper presents a MATLAB-VHDL-AMS computer aided design automation flow for the design of an IR-UWB transceiver. The co-simulation environment helps the user to create the transceiver system in a top-down design methodology. The constructed CAD flow enables the user to analyze the performance of the system with the aid of BER vs LB/No figures. The effect of system and circuit level parameters on the system performance can be analyzed and these parameters can be determined from the model. The transceiver system model is based on circuit parameters such as gain, linearity, and reflection coefficient. The individual system blocks can be interchanged with actual circuit designs. Therefore, the performance of these individual blocks in a transceiver system can also be studied.
  • Küçük Resim Yok
    Öğe
    Synchronisation free non-coherent on-off keying demodulation techniques
    (Inst Engineering Technology-Iet, 2019) Batur, Okan Zafer; Pekcokguler, Naci; Dundar, Gunhan; Koca, Mutlu
    Digital envelope detection, self-correlation and high frequency sampling techniques are proposed for high data rate demodulation of on-off keying signals that are widely used in impulse radio ultra-wideband receivers. The proposed designs eliminate the requirement of complex synchronisation circuit architectures and algorithms. The presented circuits are all digital and can be utilised in the baseband synchronisation. The digital envelope detection and self-correlation methods are implemented in 130 nm complementary metal oxide semiconductor (CMOS) technology and concepts are verified with measurement results. Post-layout simulation results are given for the high frequency sampling technique. Measurements show that the digital envelope detector demonstrates successful operation up to 600 Mbps data rate with 2.1 mW power consumption. The self-correlator consumes 10 mW with 100 Mbps data rate in the measurements. The post-layout simulations results show that the high frequency sampler can operate at 2 mW with 500 Mbps data rate.
  • Küçük Resim Yok
    Öğe
    An ultra-low power configurable IR-UWB transmitter in 130nm CMOS
    (Springer, 2019) Batur, Okan Zafer; Dundar, Gunhan; Koca, Mutlu
    In this paper, an ultra-low power and configurable IR-UWB transmitter is presented. The center frequency can be tuned from 500MHz to 4.1GHz. The configurability is achieved by the digitally programmable shunt capacitor delay elements. Shift registers are used to configure the delay lines and to minimize the number of pins used. The transmitter is capable of achieving 600MHz pulse repetition frequency (PRF) with a 9.6 pJ/pulse performance at 4GHz center frequency in the 3.1-5GHz band. The standby power consumption is 1.8 mu W.